Abstract. We study simulation of gate circuits in the infinite algebra of transients recently introduced by Brzozowski andÉsik. A transient is a word consisting of alternating 0s and 1s; it represents a changing signal. In the algebra of transients, gates process transients instead of 0s and 1s. Simulation in this algebra is capable of counting signal changes and detecting hazards. We study two simulation algorithms: a general one that works with any initial state, and a special one that applies only if the initial state is stable. We show that the two algorithms agree in the stable case. We also show that the general algorithm is insensitive to the removal of state variables that are not feedback variables. We prove the sufficiency of simulation: all signal changes occurring in binary analysis are predicted by the general algorithm. Finally, we show that simulation can be more pessimistic than binary analysis, if wire delays are not taken into account. We propose a circuit model that we conjecture to be sufficient for proving the equivalence of simulation and binary analysis for feedback-free circuits.
Introduction
Despite its advantages, asynchronous design has some problems, among them, hazards. A hazard is an unwanted signal pulse, caused by stray delays. If a signal is not supposed to change, but has such an unwanted pulse, the hazard is called static; if the signal is supposed to change, the unwanted pulse constitutes a dynamic hazard. Another type of behavior that is usually undesirable in a digital circuit is an oscillation, which is a sequence of states repeated infinitely often.
Because hazards may affect the correctness of computations they are important, and much research has been done on their detection. Early work [13, 17] used Boolean algebra and Karnaugh maps in complex procedures that depend very much on the structure of the circuits. Multi-valued algebras have been used as an alternative to the Boolean methods; see [3] for a survey. Among these algebras, one of the most successful is the three-valued algebra used by the ternary simulation algorithm introduced in [8] . This simulation algorithm provides a simple and very efficient (linear time) method of detecting static hazards and oscillations, but is not capable of detecting dynamic hazards. A complete characterization of the ternary simulation in terms of binary analysis is given in [6] . The characterization states that the simulation provides the least upper bound of the result of binary analysis, under the assumption that both gates and wires have arbitrary, but finite, delays. As a corollary, it is shown that static hazards and oscillations are correctly detected by simulation. The algorithm, originally defined for stable initial states, is generalized in [15] to handle any initial state. None of the other multivalued algebras proposed for hazard analysis provides a simulation algorithm as well defined and as well understood as ternary simulation.
In a recent paper [2] , Brzozowski andÉsik introduced a general infinite-valued algebra, the change-counting algebra C, that generalizes all the successful multivalued algebras previously used for hazard analysis. They also proposed a simple simulation algorithm that generalizes ternary simulation. The algorithm is capable not only of detecting and identifying hazards, but also of counting the worst-case signal changes, in any (synchronous or asynchronous) gate circuit. This could provide an estimate of energy consumption.
The purpose of our work is to characterize the simulation algorithm of Brzozowski andÉsik. We study two simulation algorithms: a general one, A, that works with any initial state, andÃ, that applies if the initial state is stable. We show that the two algorithms agree in the stable case. We also show that A is insensitive to the removal of state variables that are not feedback variables. We prove the sufficiency of simulation: all signal changes occurring in binary analysis are predicted by Algorithm A. Finally, we show that simulation can be more pessimistic than binary analysis, if wire delays are not taken into account. We propose a circuit model that we conjecture to be sufficient for proving the equivalence of simulation and binary analysis for feedback-free circuits.
The article is structured as follows. In Section 1 we define the network model of gate circuits. We present Brzozowski andÉsik's algebra C of transients in Section 2. In Section 3, we describe the classical binary analysis and present a new interpretation of its results in terms of histories of the circuit variables. Section 4 introduces the simulation method based on algebra C. We define an algorithm that is more general than that of [2] , in the sense that it does not require the initial state to be stable. Our algorithm is called Algorithm A. We also present the original definition of the simulation [2] , with stable initial state, and call it AlgorithmÃ; we show that Algorithms A andÃ are equivalent (in the stable-state case) under models containing input delays. In Section 5 we prove that A is insensitive to the removal of state variables that are not feedback variables. In Section 6 we establish the sufficiency of simulation by showing that all signal changes occurring in binary analysis appear also in the result of Algorithm A, for any gate circuit. This result implies that simulation detects all hazardous signal changes. In Section 7 we study conditions under which binary analysis covers simulation. Section 8 concludes the paper.
We use the following notational conventions. For an integer n > 0, the set {1, . . . , n} is denoted by [n] . Boolean operations AND, OR, NOT, and XOR are denoted ∧, ∨, − , and , respectively. Whenever possible, we write the steps of our proofs in the form
where P and Q are statements or expressions, R is a relation such as =, ≤, ≥, ⇒, or ⇔, and F is a series of facts. These deduction steps should be read as: P is in relation R with Q, by the facts in F .
Network model
This section is based on [5] . In a gate circuit with n inputs and m gates, we have a set X = {X 1 , . . . , X n } of n input variables and a set S = {s 1 
In the case where D = {0, 1}, the excitation is the Boolean function of the corresponding gate. For multi-valued domains, the excitation is an extension of the corresponding Boolean gate function. We also treat S i as a function from D n+m into D. Thus, A circuit is feedback-free if, starting at any point in the circuit and proceeding via connections through gates in the direction input to output, it is not possible to reach the same point twice. Every feedback-free circuit has an acyclic network graph. The converse does not hold, since there do exist circuits with feedback that have acyclic graphs (see [5] 4 . In the domain D = {0, 1}, the excitations are S 1 = X 2 , S 2 = X 2 ∧ s 1 , S 3 = s 2 ∨ s 3 , and S 4 = X 1 s 3 . The network graph is shown in Figure 2 .
For convenience, a circuit with associated state variables will be referred to as a circuit or a network. This is justified, because a circuit with state variables determines a unique network. 
Transients
In this section we present the infinite domain of transients, introduced in [2] . A binary word is any word in {0, 1} * . A transient is a nonempty binary word in which no two consecutive symbols are the same. Thus the set of all transients is T = 0(10) * ∪ 1(01) * ∪ 0(10) * 1 ∪ 1(01) * 0. Transients represent waveforms in a natural way, as shown in Figure 3 .
We use boldface symbols to denote transients, tuples of transients, and functions of transients. For any transient t we denote by α(t) and ω(t) its first and last characters, respectively. A transient can be obtained from any nonempty binary word by contraction, i.e., elimination of all duplicates immediately following a symbol (e.g., the contraction of 00100011 is 0101). For a binary word s we denote byŝ the result of its contraction. For any t, t ∈ T, we denote by tt the concatenation of t and t .
For t, t ∈ {0, 1} * , t is a prefix of t if there exists a (possibly empty) binary word t such that t = tt . The prefix relation is a partial order on {0, 1} * ; it is denoted ≤. In this paper we restrict the partial order relation ≤ to T. Also, for u = (u 1 , . . . , u m ) and v = (v 1 , . . . , v m ) in T m , we say that u is a prefix of v and
Extensions of Boolean functions to functions of transients are formally defined in [2] . Any Boolean function f : B n → B is extended to a function f : T n → T so that, for any tuple (t 1 , . . . , t n ) of transients, f produces the longest transient when t 1 , . . . , t n are applied to the inputs of a gate performing the Boolean function f . We give an example below; for more details see [2] . Example 2.1. Let f be the two-input OR function and f , its extension. Suppose we want to compute f (01, 010). We construct a digraph D(01, 010) in which the nodes consist of all the pairs (t, t ) of transients such that (t, t ) ≤ (01, 010), and there is an edge between any two pairs p, p only if p ≤ p , and p differs from p in exactly one coordinate by exactly one letter. The resulting graph is shown in Figure 4a . Also, for each node (t, t ) in the graph we consider as its label the value f (ω(t), ω(t )). This results in a graph of labels, shown in Figure 4b . The value of f (01, 010) is the contraction of the label sequence of those paths in the graph of labels that have the largest number of alternations between 0 and 1. Therefore, f (01, 010) = 0101.
Let z(t) and u(t) denote the number of 0s and the number of 1s in a transient t, respectively. We denote by ⊗ and ⊕ the extensions of the Boolean AND and OR operations, respectively. It is shown in [2] that for any w, w ∈ T of length >1, w ⊗ w = t, where t ∈ T is such that
Similarly, w ⊕ w = t, where t ∈ T is such that If one of the arguments is 0 or 1, the following rules apply:
The complement t of t ∈ T is obtained by complementing each character of t. For example, 1010 = 0101.
Algebra C = (T, ⊕, ⊗, − , 0, 1), is called the change-counting algebra, and is a commutative de Morgan bisemigroup [2] . We also refer to C as the algebra of transients.
We denote by t • t concatenation followed by contraction, i.e., t • t = tt . The • operation is associative, and also satisfies for t, t , t 1 , . . . , t n ∈ T and b ∈ {0, 1}:
We extend • to tuples of transients the obvious way: for any m-tuples u, v of transients, u • v = w, where w is such that
Binary analysis of networks
In response to a change of its inputs, a network passes through a sequence of states as its internal signals change. By analyzing a network we mean exploring all such sequences of states. This section describes a formal analysis model introduced by Muller and Bartky [14] , and later called the General Multiple Winner (GMW) model [7] . Our presentation follows that of [5] , but here we refer to the GMW model as binary analysis. We derive new properties of binary analysis by examining the histories of the network variables along all possible paths.
Definition of binary analysis
In binary analysis we use the binary domain, D = {0, 1}. We describe the behavior of a network started in a given state with the input kept constant at value a ∈ {0, 1} n , by defining a binary relation R a on the set {0, For given a ∈ {0, 1} n , and b ∈ {0, 1} m we define the set of all states reachable from b in relation R a as
where R * a is the reflexive and transitive closure of R a . We denote by G a (b) the subgraph of G a corresponding to reach(R a (b)).
In examples, we represent tuples without commas or parentheses, for convenience. Thus (0, 0, 0) is written as 000, etc.
Example 3.1. For the circuit in Figure 5 , graph G 0 (000) is shown in Figure 6a , where unstable variables are underlined. Note that the graph contains no stable states. Graph G 1 (111) is shown in Figure 6b . Here there is one stable state. To illustrate hazardous behavior, consider path π 1 = 111, 011, 001. Here s 2 changes once from 1 to 0, and s 3 does not change. However, along path π 2 = 111, 110, 100, 101, 011, 001, s 2 changes from 1 to 0 to 1 to 0, and s 3 changes from 1 to 0 to 1. If the behavior of π 1 is the intended one, then π 2 violates it. Along π 2 there are unwanted signal pulses: a 1-pulse in s 2 , and a 0-pulse in s 3 . The first
pulse is an example of a dynamic hazard, and the second, of a static hazard. Such pulses can introduce errors in the circuit operation.
Histories
In the following we assume an arbitrary network N and take G a (b) to be any one of its binary analysis graphs. 
, and call it the excitation history of variable s i along path π. The histories of all variables along π constitute tuple
The histories of all excitations along π form tuple
Consider a physical circuit, and assume that one of its gates is stable in some state; then its output has the same value as its excitation. If the excitation changes to a new value, the gate output also changes after some delay. When the excitation changes back to its original value, the gate output follows the new change. However, if the excitation pulse is very short, the gate output may not change at all, because of the inertial nature of the gate delay.
In our mathematical representation of a circuit, we are able to model the inertial delay of a gate by differentiating between the value of a variable and the value of its excitation. The stability of a gate depends only on the present state of the circuit. Thus, if a variable s i is unstable in some state, and another variable changes, causing a change of the excitation of s i , then s i is stable again. Because of this, the histories σ Figure 7 , the excitations are: 
. Thus, our claim holds. 
Corollary 3.5. For any path
Proof.
by the definition of stability, and the claim holds.
For h > 0 the following argument applies for any s i initially stable:
The paths for which equality holds in (1) are called hazard-preserving paths.
Definition 3.7. Let π be a path in G a (b), and s i a state variable that is initially stable. We call π hazard-preserving on
We also establish a relationship between excitation histories and extended excitations.
Proposition 3.8. For any path
, we consider the labeling of graph D(a · σ π ) with Boolean excitation S i . Let λ be the sequence of labels of p. The sequence of labels on q is
Since 
. By the definition of excitation history, 
Proof. Since S i depends only on state variables {s i1 , . . . ,
The claim now follows immediately by Proposition 3.8.
The paths for which equality holds in (2) are called worst-case paths. 
Binary analysis of feedback-free circuits
For feedback-free circuits, we now show that simultaneous changes do not affect the histories of variables. For a graph G a (b) we denote by G a (b) the subgraph of G a (b) in which exactly one unstable variable changes at each step.
For the circuit in Figure 8 , subgraph G 01 (10101) is shown by boldface edges. The following example shows that this result does not hold for circuits with feedback.
Example 3.15. Consider a circuit with one input X, and two gates with excitations S 1 = X ∨ s 2 and S 2 = X ∨ s 1 . One verifies that in the graph G 0 (00), the only possible paths are 00, 01 and 00, 10. However, in G 0 (00) there is an infinite path 00, 11, 00, 11, 00, . . .
Simulation with algebra C
While binary analysis is an exhaustive analysis of a circuit, it is inefficient, since the state space is exponential. Simulation using a multi-valued domain is an efficient alternative, if not all the information from binary analysis is needed. A simulation algorithm using algebra C has been proposed in [2] ; it generalizes ternary simulation [5, 8] . We now give a more general version of the simulation algorithm, and show how it relates to the original version. This parallels the extension of ternary simulation from stable initial state to any initial state [5] .
Given any circuit, we define two networks: a binary network N = {0, 1}, X , S, E and the transient network N = T, X , S, E , having set T of transients as the domain. The two networks have the same input and state variables, but these variables take values from different domains. A state of network N is a tuple of transients; the value of the excitation of a variable is also a transient. Excitations in N are the extensions to C of the Boolean excitations in N . It is shown in [2] that an extended Boolean function depends on one of its arguments if and only if the corresponding Boolean function depends on that argument. Therefore N and N have the same set of edges.
Recall that binary variables, words, tuples and excitations in N are denoted by italic characters (e.g., s, S). Transients, tuples of transients, and excitations in N are denoted by boldface characters (e.g., s, S), and components of a tuple by subscripts (e.g., s i , s i ).
General simulation: Algorithm A
We use N for binary analysis and N for simulation. We record in the value of a variable of N all the changes in that variable since the start of the simulation, as dictated by its excitation. For variables that are stable initially, since the initial state agrees with the initial excitation, the state transient and the excitation transient will be the same. Consequently, at each step we just copy the excitation into the variable. For example, with initial state 0 and excitation 0, if the excitation becomes 01, we set the variable to 01, and so on. For variables that are initially unstable, we first record the initial state, and then the excitation. The operator that gives us the desired result in both cases is •; thus we have new value = initial value • excitation.
Let a · b be a (binary) total state of N. Algorithm A is defined as follows: [2] that any extended Boolean function f : T m → T is monotonic with respect to the prefix order, i.e., for any x, y ∈ T m , if x ≤ y, then f (x) ≤ f (y).
Proposition 4.1. The sequence resulting from Algorithm A is nondecreasing or monotonic with respect to the prefix order, that is, for all
Proof. Since extended Boolean functions are monotonic with respect to the prefix order, so are excitations. We proceed by induction on h.
For feedback-free circuits, the sequence resulting from Algorithm A is finite. We can see this if we order the state variables by levels as follows. Level 1 consists of all state variables which depend only on external inputs. Level l consists of all state variables which depend only on variables of level < l, and on at least one Figure 9 . Circuit with infinite simulation.
variable of level l − 1. Since the inputs do not change during simulation, level-1 variables change at most once, in the first step of Algorithm A. In general, level-i variables change at most i times. Since the number of levels is finite, our claim follows. For display reasons, in examples of simulation we write binary states as words, but during computations they are regarded as tuples. Table 1 .
Example 4.3.
For circuits with feedback the simulation sequence may be infinite. Consider the circuit of Figure 9 . The excitations are:
We run Algorithm A for this network started in state a · b = 00 · 1100; the resulting sequence of states, which is infinite, is illustrated in Table 2 .
Simulation with stable initial state: AlgorithmÃ
Algorithm A above makes no assumptions about the starting state a · b. If the network starts in a stable total state and the inputs change, then we have a slightly simpler formulation which we call AlgorithmÃ; this is the version used in [2] . Assume that N is started in stable total stateã · b and the input tuple changes Figure 7 , started in stable stateã · b = 11 · 0011, with the input changing to a = 10. The result is shown in Table 3 .
It is shown in [2] that the sequence of states resulting from AlgorithmÃ is nondecreasing with respect to the prefix order, i.e., AlgorithmÃ is monotonic.
For feedback-free circuits, the time complexity ofÃ has been shown in [2] to be polynomial in the number of state variables and inputs. The additional work that A performs when compared toÃ does not affect this complexity. Thus, for feedback-free circuits, the running time of A is polynomial as well.
For our next result, we modify the circuit model slightly. For each input X i we add a delay, called input delay, with output s i and excitation S i = X i . This follows the model of [5] . The following shows that Algorithms A andÃ are equivalent for any network N started in a stable state, provided that N contains input delays. 
To illustrate this theorem, we run AlgorithmÃ on the circuit of Figure 9 with stable initial state 11 · 1100 and inputs changing to 00. The resulting states are identical to those in Table 2 .
Note that the result does not necessarily hold for networks without input delays. Consider a two-input AND gate with inputs X 1 , X 2 and state variable s 1 with excitation S 1 = X 1 ⊗ X 2 . AlgorithmÃ with initial state 01 · 0 and inputs changing to 10 produces statess 1 0 = 0,s 1 1 = 010, while Algorithm A with initial state 10·0 produces only state s 0 = 0.
Reduced networks
We now study how simulation is affected by the removal of state variables from networks. This is important in determining the minimum number of variables sufficient for simulating a circuit. Our results parallel the ones in [5] .
Let N = T, X , S, E be a transient network with m state variables and n inputs. We assume that N contains at least one state variable that is not an input delay and does not depend on itself. Without loss of generality, we assume that the last state variable, s m , is such a variable; we can always renumber the variables in such a way that the assumption holds. Hence, for any total state a · b ∈ T n+m of N, we have S m (a · b) = S m (b 1 , . . . , b m−1 , t) , where t is any transient. LetṄ = T, X ,Ṡ,Ė be the network obtained from N by removing state variable s m as described below; we callṄ a reduced network of N. The setṠ of state variables is S \ {s m }, with labelsṡ 1 , . . . ,ṡ m−1 and excitationsṠ 1 , . . . ,Ṡ m−1 , Figure 10 . Illustration of state variable removal.
respectively. The excitations inṄ are defined as follows, for all i ∈ [m − 1] and any total state c ·ḋ ∈ T n+m−1 ofṄ:
where t is any transient. In other words, we replace the mth variable with its excitation.
Example 5.1. Consider the network N with the graph shown in Figure 10a , and excitations
In Figure 10b we show the networkṄ obtained from N by removing s 3 . The new excitations areṠ
The next proposition states that the results of algorithm A for a network N and for a reduced versionṄ of N agree on the variables that are common toṄ and N, in the sense that the resulting state sequences "sandwich" each other. 
Proof. We prove (3) 
Proof. This follows immediately from (3).
It is worth noting that for ternary simulation a relation similar to (3) has been proven [5] , but there j is always 1. In our case this does not hold. Consider the network of Figure 9 . The simulation of this network started in state 00 · 1100 is illustrated in Table 2 . Suppose we remove variable s 4 and obtain a reduced version of that network with variablesṡ 1 ,ṡ 2 ,ṡ 3 and excitationsṠ 1 
The simulation of the reduced network with initial state 00 · 110 is shown in Table 4. Comparing Tables 2 and 4 , we note that s We now show that any feedback-vertex set [5] is sufficient in order to simulate a circuit.
Consider any graph G. If we remove all vertices belonging to a feedback-vertex set F , along with all their incident edges, the resulting graph is acyclic. The following proposition is a slight variation of a similar result from [5] . 
Covering of binary analysis by simulation
Given the two networks N and N modeling a gate circuit, we perform binary analysis for N and Algorithm A for N, both with the same starting total state Figure 11 . Circuit showing the need for wire delays. 
From simulation to binary analysis
We now study conditions under which binary analysis covers simulation. Although the special case of a feedback-free circuit constructed with 1-and 2-input gates and started in a stable state was solved in [10, 11] , the answer is not known in general. For simplicity, we continue to restrict our attention to feedback-free circuits with stable initial states.
Let N and N be the two networks modeling a circuit. We run AlgorithmÃ for N started in stable total stateã · b, with the input tupleã changing to a. We also perform binary analysis for N with initial total state a · b. We would like to know whether for any state s h resulting from AlgorithmÃ, there exists a path π from b in G a (b) such that s h ≤ σ π .
Complete network model
For the result in Section 6, the network model with state variables associated only to gates is sufficient. For the converse of that result we need to take wire delays into account. The following example shows that AlgorithmÃ can produce states that are not covered by binary analysis, if delays on the input wires are not taken into account.
Consider the circuit in Figure 11 with associated networks N and N. The excitations in N are
We run AlgorithmÃ for N started in stable total stateã · b, whereã = 01 and b = 000; we change the inputã to a = 10. The result is in Table 5 .
Graph G 10 (000) resulting from the binary analysis of N has only one state, namely 000, since total state 10 · 000 is stable. Hence, there is no path in G 10 (000) whose history covers states s 1 , s 2 , or s 3 of the simulation. This shows that there exist networks whose binary analysis does not cover simulation. Figure 12 . Circuit of Figure 11 with input-gates. Table 6 . Simulation for circuit of Figure 12 . One problem in this example is the static hazard 010 on s 1 predicted by simulation, but not by binary analysis. As in [5] , we add input-gate variables to fix this problem. 2 We add an input-gate variable for each input port. The new network is in Figure 12 .
The excitations in N are now
For b = 01000, the result of the simulation is shown in 4 . We know from Theorem 4.5 that the result of AlgorithmÃ is the same as the result of Algorithm A for networks containing input-gate variables, and, in particular, for N. Hence, we can apply the propositions and corollaries of Section 6 for the result of AlgorithmÃ and graph G 10 (01000) in our example.
Since s Figure 14 . Circuit of Figure 12 with a wire variable.
G 10 (01000). Since S 3 = s 1 ∨s 2 , this graph gives us the possible excitation histories of s 3 . Observe that the longest history of S 3 in this graph, 01010, can be obtained in only two cases:
With s 3 initially stable, by Corollary 3.6 we know that σ In such a state neither one of these variables is unstable and cannot become unstable, since all changes on s 1 have been exhausted. So s 1 and s 2 do not change any more along π. Hence π has σ π 3 ≤ 010, which contradicts our supposition. This shows that there does not exist a path π from 01000 in G 10 (01000) with σ π 3 ≥ 01010. Thus, there is no path from 01000 in G 10 (01000) that covers s 4 . The problem is solved if we add a wire variable s 6 on the input wire of the OR gate coming from the buffer. We now have the circuit of Figure 14 with S 6 = s 2 and S 3 = s 1 ∨s 6 . The other excitations are unchanged. The simulation with b = 010000 is in Table 7 In G 10 (010000) we find path π shown in Table 8 with We construct the complete counterpart of a network N modeling a circuit as follows. For each input X i , we add an input-gate variable s i ; we represent the input gate by a triangle. We also consider each fork as a fork gate, and add a variable for each fork output; we represent a fork gate by a rectangle. Finally, we add a variable for each wire. The excitations of the added variables are identity functions, and the excitations of the original variables are updated appropriately to the new set of variables.
Example 7.1. Figure 15a shows a gate circuit consisting of an inverter and an OR gate. It has input variable X 1 and state variables s a and s b with excitations S a = X 1 , and S b = X 1 ∨ s a . We add input-gate variable s 1 , fork-gate variables s 3 and s 4 , wire variables s 2 , s 5 , s 7 , and s 8 , and we relabel s a as s 6 and s b as s 9 . The resulting complete circuit is in Figure 15b For a proof of this conjecture for feedback-free circuits constructed with 1-and 2-input gates see [10, 11] . Figure 15 . Circuit with complete version.
Conclusions
Simulation in the algebra of transients provides an efficient method of counting signal changes and detecting hazards in digital circuits. We have shown that simulation covers classical binary analysis in any gate circuit. Our work generalizes the results previously obtained for ternary simulation to simulation with the infinite algebra of transients. The converse result, that binary analysis covers simulation if a sufficient number of delays is taken into account, remains an open problem in the general case.
